

Large-area, scalable fabrication of conical TiN/GST/TiN nanoarray for low-power phase change memory†

Jong Moon Yoon,^a Hu Young Jeong,^b Sung Hoon Hong,^c You Yin,^d Hyoung Seok Moon,^a Seong-Jun Jeong,^e Jun Hee Han,^a Yong In Kim,^a Yong Tae Kim,^f Heon Lee,^c Sang Ouk Kim^{*a} and Jeong Yong Lee^{*a}

Received 26th August 2011, Accepted 26th October 2011

DOI: 10.1039/c1jm14190b

We demonstrate the fabrication and phase change memory performance of a conical TiN/Ge₂Sb₂Te₅ (GST)/TiN nanoarray prepared *via* block copolymer lithography and straightforward two-step etching. The created 30 nm scale phase change memory cell (aerial array density: ~207 Gbit inch⁻²) showed a threshold switching voltage of 1.1 V, a value compatible to conventional phase change memory cells. More significantly, the cell could be amorphized by a reset pulse of 1.8 V height and 100 ns width, where the reset current was 100 μA. Such a low reset current, presumably caused by nanoscale small cell dimension, is greatly beneficial for low power consumption device operation. Reversibly, the set operation was accomplished by crystallization with a set pulse of 1.2 V height, 100 ns width, and 100 ns trailing. This work provides a significant step for low power consumption and ultra-high density storage based on phase change materials.

Introduction

Phase change memory (PCM) is a promising non-volatile memory device demonstrating high operation speed, low power consumption, robust cycling endurance, and so on.^{1–4} The data program and erase of a PCM device is accomplished by reversible current-induced phase transitions between the high resistive amorphous state (RESET) and the low resistive polycrystalline state (SET).^{2,5} Since the phase change induced by Joule heating is dominantly localized at the interface between the phase change materials and the electrode, it is crucial to maintain an impurity- and void-free interface to achieve high device performance.⁶ To

address this technological challenge, a trilayer structure consisting of electrode/phase change materials/electrode has been suggested, where the device integration of the PCM involved with cell patterning and encapsulation must be performed, securing the trilayer structure.⁷

Since the electric current required for phase change is generally proportional to the material volume, it is crucial to scale down the cell size to the nanoscale to achieve a low power consumption and high density PCM device.^{8–11} Meanwhile, currently available conventional photolithography is close to the resolution limit intrinsically destined by optical diffraction. Block copolymer lithography is a promising alternative or complementary technology, which may generate dense sub-10 nm scale features *via* self-assembly of microphase separated nanodomains.^{12–19} In particular, the directed assembly of block copolymers into lateral-ordered nanoscale morphologies in conjunction with conventional photolithography, such as ArF or I-line lithography, ensures low-cost, large-area nanopatterning *via* parallel processing.^{20–25} To date, there have been a few reports for the nanopatterning of phase change materials *via* block copolymer lithography.^{26–29} Nevertheless, the phase change behavior and the corresponding memory switching of the created nanostructure has not been demonstrated yet.

Here we report on an ultra-high density nanopatterning and corresponding PCM performance of a conical TiN (top electrode)/Ge₂Sb₂Te₅ (GST)/TiN (bottom electrode) PCM cell array fabricated *via* block copolymer lithography and straightforward two-step etching (ESI,† Fig. S1). Owing to the nanoscale (~30 nm) cell dimension, the resultant conical cell array exhibited outstanding switching behavior, low power consumption and

^aDepartment of Materials Science and Engineering, KAIST, Daejeon, 305-701, Republic of Korea. E-mail: j.y.lee@kaist.ac.kr; sangouk.kim@kaist.ac.kr; Fax: +82 42 350 3310; Tel: +82 42 350 4216/3339

^bSchool of Mechanical & Advanced Materials Engineering, Ulsan National Institute of Science and Technology (UNIST), Ulsan, 689-798, Republic of Korea

^cDepartment of Materials Science and Engineering, Korea University, Seoul, 136-701, Republic of Korea

^dGraduate School of Engineering, Gumma University, 1-5-1 Tenjin, Kiryu, Gunma, 376-8515, Japan

^eDepartment of Materials Science and Engineering, University of California, Berkeley, California, 94720-1760, USA

^fSemiconductor Materials and Devices Laboratory, Korea Institute of Science and Technology, Seoul, 136-791, Republic of Korea

† Electronic supplementary information (ESI) available: Schematic illustration of nanoscale conical TiN/GST/TiN PCM cell array fabrication, schematic illustration of two-step etching, masked deposition method, endurance-cycling test of conical trilayer PRAM cell, process for SiO₂ encapsulation of PCM cells, and minimum reset pulse width test. See DOI: 10.1039/c1jm14190b

high speed operation. In particular, the reset current was as low as 100 μA , which is highly desired for high-density PCM devices.³¹

Experimental

Materials

Polystyrene-*block*-poly(methyl methacrylate) (PS-*b*-PMMA) (PS-*b*-PMMA1: M_n^{PS} : 140 kg mol⁻¹, M_n^{PMMA} : 60 kg mol⁻¹ and PS-*b*-PMMA2: M_n^{PS} : 5 kg mol⁻¹, M_n^{PMMA} : 5 kg mol⁻¹) was purchased from Polymer Source. The Cr source for electron-beam evaporation (purity: 99.95%) was purchased from Thifine. Copper grids for TEM analysis and shadow mask were purchased from Electron Microscopy Sciences.

Films deposition

The bottom electrode TiN, amorphous Ge₂Sb₂Te₅, and top electrode TiN were sequentially deposited on SiO₂/Si substrate for 51 min, 1 min 35 s, and 21 min 15 s in Ar ambient with the 70 W, 40 W, and 70 W rf power and 5 mTorr working pressure, respectively.

Characterization

The nanoscale morphology of block copolymer films and the created Cr dots arrays images were taken using a Hitachi S-4800 SEM. TEM investigations were carried out using a Jeol 2100F. The samples for TEM were prepared by FIB milling using a gallium ion beam in FEI Helios NanoLab system. The electrical property of the TiN/GST/TiN nanoarray cell device was characterized using a conducting AFM. A 40 nm thick Pt coated AFM tip (NSC-36) was used to measure the electrical characteristics of the TiN/GST/TiN nanoarray cell device. The measurement system consists of a voltage source (Keithely 2612), pulse generator (HP 81150A) and conducting AFM (Park Scientific Instrument, XE-100) system.

Results and discussion

We used binary blends of PS-*b*-PMMA1 (M_n^{PS} : 140 kg mol⁻¹, M_n^{PMMA} : 60 kg mol⁻¹) and PS-*b*-PMMA2 (M_n^{PS} : 5 kg mol⁻¹, M_n^{PMMA} : 5 kg mol⁻¹) with a weight ratio of 7 : 3 as a self-assembling material. The low molecular weight PS-*b*-PMMA2 remarkably enhanced the self-assembly process and promoted the lateral nanodomain ordering in the self-assembled nanotemplate.³² The detailed procedure for preparing self-assembled block copolymer templates was as described elsewhere.³³ The uniformity of a TiN/GST/TiN trilayer film was a fundamental requirement for the successful fabrication of a large-area nanopatterned PCM cell array. The surface roughness of the trilayer film significantly influenced the lateral nanodomain ordering and uniformity of the self-assembled block copolymer templates and, thus, eventually determined the morphology of the conical cell array. Highly uniform trilayer films with surface roughnesses below 0.8 nm (RMS value) could be deposited by employing RF magnetron sputtering at low deposition rates of 2 nm min⁻¹ for the TiN (70 W) layer and 10 nm min⁻¹ for the GST (20 W) layer. The successive deposition of trilayers without a vacuum break

prevented the oxidation or contamination of the interfaces.⁶ The selective deposition of a nanoscale Cr hard mask array *via* self-assembled block copolymer nanotemplates on a uniform trilayer film could be confirmed by SEM, as shown in Fig. 1a and b. As designated in Fig. 1c, the average diameter and the center-to-center distance between neighboring Cr nanodots were ~ 30 nm and ~ 60 nm, respectively, which exactly replicated the self-assembled morphology of block copolymer nanotemplates.




Fig. 1 Cross-sectional (a) SEM images of Cr nanodot arrays deposited *via* block copolymer templates. (b) Tilted-view SEM and (c) cross-sectional TEM images of the generated Cr nanodot arrays. (d) Plane-view and (e) tilted-view SEM images of a nanoscale conical TiN/GST/TiN cell array. (f) Cross-sectional HR-TEM image of a conical TiN/GST/TiN cell. The sample was prepared by FIB (Focused Ion Beam). Inset (top right): magnified HR-TEM image of crystalline Ge₂Sb₂Te₅ layer; Inset (left): EDS element mapping of Ti (green), Sb (orange), and Te (sky blue).




Fig. 2 (a) Current–voltage (I – V) characteristics of a conical TiN/GST/TiN PCM cell in amorphous and crystalline states: Inset: A schematic diagram of the C-AFM measurement system of a single cell. (b) Reset test of a PCM cell with a 100 ns pulse width and 2.5 ns pulse trailing. (c) Set test of a PCM cell with a 100 ns pulse width and 100 ns pulse trailing. (d) Distribution bar graph relating variation of working voltage (V_{th}), reset current (I_{reset}), and set/reset state resistance (R_{set} and R_{reset}).

We employed straightforward two-step ICP-RIE etching with the Ar(45 sccm)/Cl₂(5 sccm) and Ar(45 sccm)/CF₄(5 sccm) gas mixtures (ESI,† Fig. S2) to create PCM cell arrays. In the first etching step, the top electrode TiN was completely etched with the Ar/Cl₂ (30 s etching under 10 mTorr of Ar/Cl₂ and applying power of 400 W (main) and 100 W (bias)) until the GST layer was exposed. In the following step, the exposed GST layer was completely etched with Ar/CF₄ (30 s etching under the aforementioned same chamber pressure and power). The bottom TiN layer was also partly etched to separate the neighboring GST cells. The Cr nanodot array prepared *via* block copolymer lithography was proven to be an appropriate hard mask material, as the etch rate of TiN was approximately two times higher than that of Cr with Ar/Cl₂. We note that although GST had an even higher etching rate than TiN with the Ar/Cl₂ mixture gas, one-step etching with Ar/Cl₂ throughout the trilayer structure was undesired. Due to the high etching rate of GST, it was hard to control the etching depth. Furthermore, ion-assisted chemical etching of GST with Ar/Cl₂ frequently gave rise to undesirable pattern shapes with severe under-cutting.³⁴ In contrast, the CF₄-based gas mixture employed in this work (Ar/CF₄) could generate highly anisotropic cell shapes without considerable morphological distortions. Fig. 1d and e show the plane-view and the tilt-view SEM images of the fabricated conical TiN/GST/TiN cell, respectively. Owing to the parallel and scalable processing *via* block copolymer lithography and ICP-RIE, the conical cell array could be readily prepared on an arbitrary large-area (ESI,† Fig. S3). It is noteworthy that long-range order and

existing defect issues of the block copolymer self-assembled morphology could be addressed by directed self-assembly employing topographic or chemical prepatterns, previously demonstrated by our group and others.^{14–17,20–24} The aerial density of the PCM cells was estimated, assuming a perfect hexagonal array formation. According to the aerial density equation of $\rho = [2 \times 6.452 / (\sqrt{3}P_{int}^2)] \times 10^{14}$ inch⁻², where P_{int} is the center-to-center distance between neighboring PCM cells. The calculated density was ~ 207 Gb inch⁻² ($P_{int} = 60$ nm). As a reference, the currently available commercial CMOS Flash memory is 25 nm NAND technology-based 64 Gb with a die size of 130 mm² (318 Gb inch⁻²).³⁰ Compared to the previously reported highest-density PCM (1 Gb) demonstrated by Numonyx, our device is approximately 200 times denser. Our device is one of the highest density devices ever demonstrated for PCM devices thus far.³¹

Fig. 1f shows the HR-TEM image of the nanoscale TiN/GST/TiN PCM cells. The ICP-RIE successfully generated a residue-free morphology with an excellent vertical sidewall profile. The inset at the top right shows the magnified HR-TEM image of the GST layer. The observed lattice spacing is consistent with the Ge₂Sb₂Te₅ (111) inter-planar distance (3.485 Å) (Cubic, Fm-3m, $a = 6.037$ Å, PDF #54-0484). Such a high crystallinity confirmed that the Ge₂Sb₂Te₅ layer was not damaged during ICP-RIE. The inset at the bottom left shows the superimposed TEM energy dispersive X-ray spectroscopy (EDS) element mapping images for Ti (green), Sb (orange), and Te (sky blue) elements.

The nonvolatile memory switching performances of the conical PCM cells were investigated by conductive atomic force microscopy (C-AFM) measurements. The inset of Fig. 2a shows the schematic description of C-AFM measurement for a single PCM cell. Fig. 2a presents the measured current–voltage (I – V) characteristics of trilayer PCM cells. The as-fabricated cell exhibited a linear I – V characteristic with a low resistance of crystalline GST. The thermal annealing performed at 250 °C during the block copolymer self-assembly caused the crystallization of GST. At reset voltage pulse of 1.8 V (pulse width: 100 ns, pulse trailing: 2.5 ns), the I – V curve showed a resistance enhancement and subsequent return to its original low value at a threshold voltage of 1.1 V. The reset current of 100 μ A was estimated at 1.4 V, which is usually located slightly above the threshold switching voltage.³² This reset current value was far less than those of the devices fabricated by conventional lithography, whose typical value was \sim 200 μ A for \sim 0.0108 μ m² cell size.³¹ The fairly low reset current of our device was attributed to the small volume of the nanoscale GST cell. In general, the required reset current is directly proportional to the phase change material volume in a cell.^{8,35}

Fig. 2b presents the reset test, where the variation of resistance was monitored as a function of the amorphization voltage pulse (pulse width: 100 ns, pulse trailing: 2.5 ns). An initial low resistance of \sim 10⁶ Ω abruptly increased to a high resistance of

\sim 10⁹ Ω at a voltage higher than 1.4 V (resistance ratio: 10³). The required reset voltage pulse amplitude (reset current) must be higher than 1.4 V (100 μ A). Fig. 2c shows the result of the set test. Upon the application of a set pulse with various pulse amplitudes (pulse width: 100 ns, pulse trailing: 100 ns), the resistance gradually decreased from an initial value of \sim 10⁹ Ω down to \sim 2 \times 10⁶ Ω at 0.85–0.95 V. Thereafter, the resistance started to increase and restored its original value at a voltage higher than 1.4 V. This indicates that the secure set window range was 0.95 V–1.3 V. 1.2 V was chosen as the set voltage pulse amplitude. Based on the reset and set tests, the conditions for reset (pulse amplitude: 1.8 V, pulse width: 100 ns, pulse trailing: 2.5 ns) and set (pulse amplitude: 1.2 V, pulse width: 100 ns, pulse trailing: 100 ns) were found for reliable program and erase operations, respectively. We note that although electric measurement results for three cells are presented in Fig. 2, the reproducibility of electrical measurement was confirmed by numerous different cell measurements. Owing to the uniform cell size achieved by block copolymer lithography, V_{th} , I_{reset} , R_{set} , and R_{reset} showed narrow distributions as presented by distribution bars in Fig. 2d.

The endurance-cycling tests under alternating program/read/erase/read pulses were performed (ESI,† Fig. S4). The program/read/erase/read pulse sequences were applied continuously with reset and set pulse. The resistance values were read out at 0.5 V after each pulse. The cycling test successfully demonstrated reliable operation without failure up to dozens of cycles, above which the C-AFM tip underwent spontaneous thermal drift such that further measurement could be hardly performed. Taken together, the measured reliable electrical switching behaviors clearly confirmed that our conical PCM cell can be configured as a low power consumption and rewritable nonvolatile memory device. We note that the void space between neighboring PCM cells could be encapsulated with SiO₂ by PECVD (ESI,† Fig. S5). After encapsulation, the top surface could be mechanically polished to expose the top TiN electrode. This additional SiO₂ passivation is proposed to prevent material loss during Joule heating, which is highly desired for a stable device operation.⁷

The experimentally confirmed phase change behavior of the nanoscale GST cell was simulated by a finite element analysis (FEA) of cell temperature profile performed with a commercially available software COMSOL 4.1 (Fig. 3). In this analysis, the actual shapes and materials of C-AFM tip as well as conical GST cell could be taken account. When 1.8 V–100 ns reset pulse was applied, the simulated temperature distribution showed that the top part of the GST cell was heated above the melting temperature (T_m) of GST (903 K) (Fig. 3a and b). This molten region would transform into a highly resistive amorphous state after rapid cooling down in a nanosecond time scale. Fig. 3c presents the simulated temperature profiles along the central line of a cell after applying pulses with various widths from 0 to 200 ns. It is obvious that only a small part of the cell was heated above T_m at pulse widths of 30 ns and 50 ns. In contrast, a pulse width longer than 100 ns caused a reliable amorphization, which could bring about a large resistance increase to the reset state. We note that the simulation result was quantitatively well-consistent with the experimentally measured minimum reset pulse width (ESI,† Fig. S6).




Fig. 3 The finite element analysis (FEA) simulation results of temperature profiles in a conical TiN/GST/TiN PCM cell by applying various reset pulses. (a) 3D temperature distribution with a reset pulse of 1.8 V and 100 ns. (b) The central slice temperature distribution with a reset pulse of 1.8 V and 100 ns. (c) Temperature distribution was monitored as a function of Z axis distance with various reset pulse widths.

Conclusions

We have demonstrated the successful fabrication of a nanoscale conical TiN/Ge₂Sb₂Te₃/TiN trilayer PCM cell array *via* block copolymer lithography and straightforward two-step etching. The robust memory switching behavior of the resultant PCM cell array with an extremely high areal density of ~207 Gbit inch⁻² could be investigated by C-AFM measurement and FEA simulation. The reset and set states were reversibly switched by employing reset pulse (1.8 V, pulse width: 100 ns, pulse trailing: 2.5 ns) and set pulse (1.2 V, pulse width: 100 ns, pulse trailing: 100 ns), respectively. In particular, the reset current was as low as 100 μ A, which is highly advantageous for high-density PCM devices. This conical trilayer PCM device satisfies the requirements of next-generation nonvolatile memory devices, including low power consumption, scalability, robust cyclic stability, and fast switching. Furthermore, further development of this approach in conjunction with directed block copolymer assembly integrated with conventional lithography would accomplish the low-cost, scalable production of fully addressable nanoscale PCM cell arrays.^{20–24}

Acknowledgements

We thank the Defect Analysis Group in Samsung Electronics for assistance with the FIB sample preparation and TEM analysis, and D. -H. Kang for useful advice. This work was financially supported by the Priority Research Centers Program funded by the Ministry of Education, Science and Technology (MEST) (2009-0094040) and R&D Program of the Ministry of Knowledge Economy (The next generation MLC PRAM, 3-dimensional ReRAM, device material and micro fabrication technology development). S. O. Kim acknowledges the financial support from the National Research Laboratory Program (R0A-2008-000-20057-0) funded by MEST.

Notes and references

- M. Wuttig and N. Yamada, *Nat. Mater.*, 2007, **6**, 824.
- S. Raoux, W. Welnic and D. Ielmini, *Chem. Rev.*, 2010, **110**, 240.
- A. V. Kolobov, P. Fons, A. I. Frenkel, A. L. Ankudinov, J. Tominaga and T. Uruga, *Nat. Mater.*, 2004, **3**, 703.
- J.-K. Ahn, K.-W. Park, H.-J. Jung and S.-G. Yoon, *Nano Lett.*, 2010, **10**, 472.
- J. Hegedus and S. R. Elliott, *Nat. Mater.*, 2008, **7**, 399.
- A. Pirovano, A. Redaelli, F. Pellizzer, F. Ottogalli, M. Tosi, D. Ielmini, A. L. Lacaita and R. Bez, *IEEE Trans. Device Mater. Reliab.*, 2004, **4**, 422.
- R. E. Simpson, M. Krbal, P. Fons, A. V. Kolobov, J. Tominaga, T. Uruga and H. Tanida, *Nano Lett.*, 2010, **10**, 414.
- A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens and R. Bez, *Tech. Dig. - Int. Electron Devices Meet.*, 2003, **3**, 699.
- Y. C. Chen, C. T. Rettner, S. Raoux, G. W. Burr, S. H. Chen, R. M. Shelby, M. Salinga, W. P. Risk, T. D. Happ, G. M. McClelland, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. F. Chen, E. Joseph, S. Zaidi, B. Yee, H. L. Lung, R. Bergmann and C. Lam, *IEDM Tech. Dig.*, 2006, S30P3.
- J. Liang, R. G. D. Jeyasingh, H.-Y. Chen and H. S. P. Wong, *Symposium on VLSI Technology*, 2011, 100.
- F. Xiong, A. D. Liao, D. Estrada and E. Pop, *Science*, 2011, **332**, 568.
- M. Park, C. Harrison, P. M. Chaikin, R. A. Register and D. H. Adamson, *Science*, 1997, **276**, 1401.
- T. Thurn-Albrecht, J. Schotter, G. A. Kastle, N. Emley, T. Shibauchi, L. Krusin-Elbaum, K. Guarini, C. T. Black, M. T. Tuominen and T. P. Russell, *Science*, 2000, **290**, 2126.
- S. O. Kim, H. H. Solak, M. P. Stoykovich, N. J. Ferrier, J. J. de Pablo and P. F. Nealey, *Nature*, 2003, **424**, 411.
- R. Ruiz, H. Kang, F. A. Detcheverry, E. Dobisz, D. S. Kercher, T. R. Albrecht, J. J. de Pablo and P. F. Nealey, *Science*, 2008, **321**, 936.
- I. Bitá, J. K. W. Yang, Y. S. Jung, C. A. Ross, E. L. Thomas and K. K. Berggren, *Science*, 2008, **321**, 939.
- S. Park, D. H. Lee, J. Xu, B. Kim, S. W. Hong, U. Jeong, T. Xu and T. P. Russell, *Science*, 2009, **323**, 1030.
- H. Arora, P. Du, K. W. Tan, J. K. Hyun, J. Grazul, H. L. Xin, D. A. Muller, M. O. Thompson and U. Wiesner, *Science*, 2010, **330**, 214.
- J. K. W. Yang, Y. S. Jung, J. B. Chang, R. A. Mickiewicz, A. A. Katz, C. A. Ross and K. K. Berggren, *Nat. Nanotechnol.*, 2010, **5**, 256.
- S. H. Park, D. O. Shin, B. H. Kim, D. K. Yoon, K. Kim, S. Y. Lee, S.-H. Oh, S.-W. Choi, S. C. Jeon and S. O. Kim, *Soft Matter*, 2010, **6**, 120.
- S.-J. Jeong, J. E. Kim, H.-S. Moon, B. H. Kim, S. M. Kim, J. B. Kim and S. O. Kim, *Nano Lett.*, 2009, **9**, 2300.
- S.-J. Jeong, H.-S. Moon, J. Shin, B. H. Kim, D. O. Shin, J. Y. Kim, Y.-H. Lee, J. U. Kim and S. O. Kim, *Nano Lett.*, 2010, **10**, 3500.
- S.-J. Jeong, H. S. Moon, B. H. Kim, J. Y. Kim, J. Yu, S. Lee, M. G. Lee, H. Y. Choi and S. O. Kim, *ACS Nano*, 2010, **4**, 5181.
- J. Y. Cheng, D. P. Sanders, H. D. Truong, S. Harrer, A. Friz, S. Holmes, M. Colburn and W. D. Hinsberg, *ACS Nano*, 2010, **4**, 4815.
- A. J. Hong, C. C. Liu, Y. Wang, J. Kim, F. Xiu, S. Ji, J. Zou, P. F. Nealey and K. L. Wang, *Nano Lett.*, 2010, **10**, 224.
- D. J. Milliron, S. Raoux, R. M. Shelby and J. L. Jordan-sweet, *Nat. Mater.*, 2007, **6**, 352.
- Y. Zhang, H.-S. Philip Wong, S. Raoux, J. N. Cha, C. T. Rettner, L. E. Krupp, T. Topuria, D. J. Milliron, P. M. Rice and J. L. Jordan-Sweet, *Appl. Phys. Lett.*, 2007, **91**, 013104.
- Y. Zhang, S. Raoux, D. Krebs, L. E. Krupp, T. Topuria, M. A. Caldwell, D. J. Milliron, A. Kellock, P. M. Rice, J. L. Jordan-Sweet and H.-S. Philip Wong, *J. Appl. Phys.*, 2008, **104**, 074312.
- P. L. Fata, R. Puglisi, S. Lombardo and C. Bongiorno, *Superlattices Microstruct.*, 2008, **44**, 693.
- M. Goldman, K. Pangal, G. Naso and A. Goda, *3rd IEEE International*, 2011, 1.
- G. Servalli, *IEEE Int. Electron Devices Meet.*, 2009, 113.
- D. O. Shin, J.-R. Jeong, T. H. Han, C. M. Koo, H.-J. Park, Y. T. Lim and S. O. Kim, *J. Mater. Chem.*, 2010, **20**, 7241.
- S.-J. Jeong, G. Xia, B. H. Kim, D. O. Shin, S. H. Kwon, S. W. Kang and S. O. Kim, *Adv. Mater.*, 2008, **20**, 1898.
- S.-M. Yoon, K.-J. Choi, Y. S. Park, S. Y. Lee, N.-Y. Lee and B. G. Yu, *Jpn. J. Appl. Phys.*, 2006, **45**, L1080.
- S.-H. Lee, Y. Jung and R. Agarwal, *Nat. Nanotechnol.*, 2007, **2**, 626.